1. (currently amended) An electric or electronic circuit arrangement (100) of asemiconductor card comprising at least one, particularly layered carrier substrate (10) of a semiconducting or insulating material, at least one integrated circuit constituted by at least two spaced, particularly lithographically applied conductor tracks (20,25) on the carrier substrate (10), at least one dielectric shielding layer (30; 35), particularly an insulation layer and/or passivation layer (30) and/or a further protective layer (35) situated between the conductor tracks (20,25) and/or laterally with respect to the conductor tracks (20,25) and/or on the conductor tracks (20,25) provided for protecting the integrated circuit from external fluences so that the integrated circuit has a specific, particularly lateral and/or particularly parasitic capacitance (C) determined by the dielectric shielding layer (30; 35), characterized in that at least one signal-generating unit (40), particularly at least an oscillator unit is connected to the contact terminals (22,27) of the integrated circuit, the an output frequency (fmeas.) of which unit is substantially determined by the specific capacitance (C), in that the signal-generating unit (40) precedes an evaluation unit (70) which includes at least a first counting unit (50) which is clocked at the output frequency (f_{meas.}) of the signal-generating unit (40), and in which counting unit an actual value count can be determined after a predetermined temporal counting period, in that at least a second counting unit (55) clocked at a reference frequency (f_{ref}) is provided, in which counting unit a nominal value count can be determined after the predetermined temporal counting period, in that the first counting unit (50) and the second counting unit (55) precede and at least one comparator unit (60) for comparing the actual value count

with the nominal value count, while the functions of the integrated circuit can be blocked and/or locked and/or interrupted temporarily or permanently in the case of an error indication which occurs when the actual value count is compared with the nominal value count wherein the signal-generating unit (40) and the evaluation unit (70) are integral parts of the semiconductor chip.

- 2. (original) A circuit arrangement (100) as claimed in claim 1, characterized in that the conductor tracks (20,25) are at least sectionally arranged parallel to each other and/or in a meandering intermeshing configuration.
- 3. (previously amended) A circuit arrangement (100) as claimed in claim 1, characterized in that the mutual distance (d) between the conductor tracks (20,25) is in the micrometer range.
- 4. (previously amended) A circuit arrangement (100) as claimed in claim 1, characterized in that the material of the dielectric shielding layer (30; 35) is epoxy resin or silicon nitrite (SiNO₂) or silicon dioxide (SiO₂) or consists of other insulating layers used in the manufacture of semiconductors.
- 5. (previously amended) A circuit arrangement (100) as claimed in claim 1, characterized in that the material of the dielectric shielding layer (30; 35) is also opaque.
- 6. (currently amended) A circuit arrangement (100) as claimed in claim 1, characterized in that the signal-generating unit (40) comprises at least one oscillator circuit consisting of at least one capacitive unit, particularly a capacitor, and at least one resistive unit, particularly a resistor, and/or at least one oscillator circuit consisting of at least one capacitive unit, particularly a capacitor, and at least one inductive unit, particularly a coil.

- 7. (currently amended)A circuit arrangement (100) as claimed in claim 1, characterized in that at least an the evaluation unit (70), particularly at least a differential evaluation unit is constituted by the first counting unit (50), the second counting unit (55) and the comparator unit (60) the evaluation unit (70) is a differential evaluation unit.
- 8. (original) A circuit arrangement (100) as claimed in claim 7, characterized in that the evaluation unit (70) is implemented to detect a change of the specific capacitance (C) caused by an at least partial removal of the dielectric shielding layer (30;35).
- 9. (currently Amended) A circuit arrangement (100) ad as claimed in claim 7, characterized in that the evaluation unit (70) generates the error indication when the actual value deviates from the nominal range.
- 10. (currently amended) A circuit arrangement (100) as claimed in claim 1, characterized in that the first counting unit (50) and/or the second counting unit (55) are/is formed on a digital basis.
- 11. (currently amended) A card, particularly a chip card or smart card, comprising at least an electric or electronic circuit arrangement (100) as claimed in claim 1.
- 12. (currently amended) A method of protecting an electric or electronic circuit arrangement (100) of a semiconductor card formed in accordance with the precharacterizing part of claim 1, from manipulation and/or abuse, characterized in that an output frequency (f_{meas}.) determined by the a specific capacitance (C) is generated in at least one signal-generating unit (40) and provided to an evaluation unit (70) which includes at least a first counting unit (50), at least a second counting unit (55) and at least a comparator unit (60), partifularly in at least an oscillator unit, in that an actual value count is determined after a predetermined temporal counting period in at least a the first counting unit (50) clocked at

B3

the output frequency (f_{meas}.) of the signal-generating unit (40), in that a nominal value count is determined after the predetermined temporal counting period in at least a the second counting unit (55) clocked at a reference frequency (f_{ref}), in that the actual value count is compared wit the nominal value count, and in that the functions of the integrated circuit are blocked and/or locked and/or interrupted temporarily or permanently in the case of an error indication which occurs when the actual value count is compared with the nominal value in at least one in the comparator unit (60), wherein the signal-generating unit (40) and the evaluation unit (70) are provided as integral parts of the semiconductor card.

- 13. (currently amended) A method as claimed in claim 12, characterized in that at least an the evaluation unit (70) constituted by the first counting unit (50), the second counting unit (55) and the comparator unit (60) operates on a differential basis.
- 14. (original) A method as claimed in claim 13, characterized in that a change of the specific capacitance (C) caused by an at least partial removal of the dielectric shielding layer (30; 35) is detected in the evaluation unit (70).
- 15. (previously amended) A method as claimed in claim 13, characterized in that the error indication is generated in the evaluation unit (70) when the actual value deviates from the nominal range.
- 16. (new) A circuit arrangement (100) as claimed in claim 1, characterized in that the conductor tracks (20,25) are lithographically applied.
- 17. (new) A circuit arrangement (100) as claimed in claim 1, characterized in that the dielectric shielding layer (30) comprises an insulation layer or passivation layer (30) and/or a protection layer (35).

- 18. (new) A circuit arrangement (100) as claimed in claim 1, characterized in that the specific capacitance (C) is a lateral and/or parasitic capacitance.
- 19. (new) A circuit arrangement (100) as claimed in claim 1, characterized in that functions of the integrated circuit can be blocked and/or locked and/or interrupted temporarily or permanently in the case of an error indication which occurs when the actual value count is compared with the nominal value count.
- 20. (new) A circuit arrangement (100) as claimed in claim 6, characterized in that the capacitive unit is a capacitor, the resistive unit is a resistor, and the inductive unit is a coil.
- 21. (new) A method as claimed in claim 12, characterized in that functions of the integrated circuit are blocked and/or locked and/or interrupted temporarily or permanently in the case of an error indication which occurs when the actual value count is compared with the nominal value.